Tesis doctoral de Abhishek Deb
In this thesis we have explored the co-designed paradigm to show alternative processor design points. Specifically, we have provided hw/sw mechanisms for instruction fusion, issue and commit for modern processors. We have implemented a co-designed virtual machine monitor that binary translates x86 instructions into risc like micro-ops. Moreover, the translations are stored as superblocks, which are a trace of basic blocks. These superblocks are further optimized using speculative and non-speculative optimizations. Hardware mechanisms exists in-order to take corrective action in case of misspeculations. During the course of this phd we have made following contributions. firstly, we have provided a novel programmable functional unit, in-order to speed up general-purpose applications. The pfu consists of a grid of functional units, similar to cca, and a distributed internal register file. The inputs of the macro-op are brought from the physical register file to the internal register file using a set of moves and a set of loads. A macro-op fusion algorithm fuses micro-ops at runtime. The fusion algorithm is based on a scheduling step that indicates whether the current fused instruction is beneficial or not. The micro-ops corresponding to the macro-ops are stored as control signals in a configuration. The macro-op consists of a configuration id which helps in locating the configurations. A small configuration cache is present inside the programmable functional unit, that holds these configurations. In case of a miss in the configuration cache configurations are loaded from i-cache. Moreover, in-order to support bulk commit of atomic superblocks that are larger than the rob we have proposed a speculative commit mechanism. For this we have proposed a speculative commit register map table that holds the mappings of the speculatively committed instructions. When all the instructions of the superblock have committed the speculative state is copied to backend register rename table. secondly, we proposed a co-designed in-order processor with with two kinds of accelerators. These fu based accelerators run a pair of fused instructions. We have considered two kinds of instruction fusion. First, we fused a pair of independent loads together into vector loads and execute them on vector load units. For the second kind of instruction fusion we have fused a pair of dependent simple alu instructions and execute them in interlock collapsing alus (icalu). Moreover, we have evaluated performance of various code optimizations such as list-scheduling, load-store telescoping and load hoisting among others. We have compared our co-designed processor with small instruction window out-of-order processors. thirdly, we have proposed a co-designed out-of-order processor. Specifically we have reduced complexity in two areas. First of all, we have co-designed the commit mechanism, that enable bulk commit of atomic superblocks. In this solution we got rid of the conventional rob, instead we introduce the superblock ordering buffer (sob). Sob ensures program order is maintained at the granularity of the superblock, by bulk committing the program state. The program state consists of the register state and the memory state. The register state is held in a per superblock register map table, whereas the memory state is held in gated store buffer and updated in bulk. Furthermore, we have tackled the complexity of out-of-order issue logic by using fifos. We have proposed an enhanced steering heuristic that fixes the inefficiencies of the existing dependence-based heuristic. Moreover, a mechanism to release the fifo entries earlier is also proposed that further improves the performance of the steering heuristic.
Datos académicos de la tesis doctoral «Hw/sw mechanisms for instruction fusion, issue and commit in modern u-processors«
- Título de la tesis: Hw/sw mechanisms for instruction fusion, issue and commit in modern u-processors
- Autor: Abhishek Deb
- Universidad: Politécnica de catalunya
- Fecha de lectura de la tesis: 03/05/2012
Dirección y tribunal
- Director de la tesis
- Antonio Gonzalez Colas
- Tribunal
- Presidente del tribunal: josé Flich cardo
- Luis Piñuel moreno (vocal)
- (vocal)
- (vocal)